Logic Circuits with reduced complexity based on devices with higher functionality / G. Janssen ; T. G. van de Roer ; W. Prost ... A. Förster

Export metadata

Additional Services

Share in Twitter Search Google Scholar
Author:Arnold Förster, G. Janssen, T. G. van de Roer
Parent Title (English):Proceedings / STW/SAFE 2nd Annual Workshop on Semiconductor Advances for Future Electronics, Safe '99 - ProRISC/IEEE 10th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 99 : November 24 - 26, 1999, Mierlo, The Netherlands [Elektronische Ressource]
Publisher:Technology Foundation, STW
Place of publication:Utrecht
Document Type:Article
Year of Completion:1999
Date of the Publication (Server):2012/12/18
Length:1 CD-ROM (12 cm)
First Page:219
SAFE <2, 1999, Mierlo> ; Workshop on Circuits, Systems and Signal Processing <10, 1999, Mierlo> ; Stichting voor de Technische Wetenschappen
Institutes:FH Aachen / Fachbereich Energietechnik